Designed/fabricated carbon nanotube intramolecular transistors by altering the local chirality of a metallic nanotube segment by heating and mechanical strain. The resulting CNT intramolecular transistors had channel lengths as short as 2.8 nanometers.
Abstract: “Carbon nanotubes have a helical structure wherein the chirality determines whether they are metallic or semiconducting. Using in situ transmission electron microscopy, we applied heating and mechanical strain to alter the local chirality and thereby control the electronic properties of individual single-wall carbon nanotubes. A transition trend toward a larger chiral angle region was observed and explained in terms of orientation-dependent dislocation formation energy. A controlled metal-to-semiconductor transition was realized to create nanotube transistors with a semiconducting nanotube channel covalently bonded between a metallic nanotube source and drain. Additionally, quantum transport at room temperature was demonstrated for the fabricated nanotube transistors with a channel length as short as 2.8 nanometers.”
Find technical paper here. News release can be found here.
Name* (Note: This name will be displayed publicly)
Email* (This will not be displayed publicly)
Threats are growing and widening, but what is considered sufficient can vary greatly by application or by user. Even then, it may not be enough.
Real money for VR tech, plus big chips and self-driving vehicles; 100 startups raise over $4B.
Technologies are being designed into more systems as defectivity drops and reliability increases.
Mature, low-cost manufacturing and proven reliability spur use in EVs, smart phones, and consumer electronics.
Optimizing energy and power efficiency in server chips and software is a multifaceted challenge with many moving parts.
As SiC moves to higher voltages, BEV users get faster charging, extended range, and lower system costs
Some segments are normalizing, others may be impacted through 2022.
Imec’s SVP drills down into GAA FETs, interconnects, chiplets, and 3D packaging.
Threats are growing and widening, but what is considered sufficient can vary greatly by application or by user. Even then, it may not be enough.
Abstraction is the key to custom processor design and verification, but defining the right language and tool flow is a work in progress.
Massive expansion campaign targets wide variety of chips, but export controls limit growth at leading edge.
Sharing resources can significantly improve utilization and lower costs, but it’s not a simple shift.
New and faster memory designs are being developed, but their future is uncertain.